This website requires JavaScript.
Explore
Help
Register
Sign In
AllSpiceMirrors
/
uob-hep-pc072
Watch
7
Fork
0
You've already forked uob-hep-pc072
mirror of
https://github.com/uob-hep-cad/uob-hep-pc072.git
synced
2025-03-13 09:14:55 +00:00
Files
Issues
Releases
Activity
main
uob-hep-pc072
/
hardware
/
Cadence
/
top
/
temp
/
xxnedtmp6
History
Magnus Loutit
4261c60210
Edited stackup to fit PCBTrain's bog-standard 10 layer stackup. Adjusted diff pair track widths and spacings to get 100R diff impedances on layers Top, 3, 7, 9 & BOTTOM. Saved stackup details because Allegro keeps losing the info if it crashes before you save the .brd file.
2023-03-20 18:36:08 +00:00
..
undo1
placing ancilliary components to 3V3 DC/DC converter
2023-03-17 15:22:46 +00:00