| .. |
|
ellie_coms.con
|
Commiting here b/c synching isn't changing layout...needs to be fixed
|
2015-05-12 19:56:40 -04:00 |
|
ellie_coms.dcf
|
Debugging & First successful Design Sync
|
2015-03-07 19:50:07 -05:00 |
|
ellie_coms.dcf,1
|
Debugging & First successful Design Sync
|
2015-03-07 19:50:07 -05:00 |
|
ellie_coms.dcf,2
|
Debugging & First successful Design Sync
|
2015-03-07 19:50:07 -05:00 |
|
ellie_coms.dcf,3
|
Debugging & First successful Design Sync
|
2015-03-07 19:50:07 -05:00 |
|
ellie_coms.xcon
|
Changed 1n5822 package to do201AD
|
2015-06-04 15:18:08 -04:00 |
|
ellie_coms.xcon,1
|
Changed DS1023 from soic to soicw
|
2015-06-01 13:43:47 -04:00 |
|
ellie_coms.xcon,2
|
Changed DS1023 from soic to soicw
|
2015-06-01 13:43:47 -04:00 |
|
ellie_coms.xcon,3
|
Added tp to vccio
|
2015-05-31 17:41:36 -04:00 |
|
master.tag
|
Initial Commit. Created Hierchy Blocks
|
2015-02-27 19:09:38 -05:00 |
|
page1.cpc
|
More Wiring. Gotta decide on some design stuff
|
2015-03-05 19:56:05 -05:00 |
|
page1.csa
|
Changed 1n5822 package to do201AD
|
2015-06-04 15:18:08 -04:00 |
|
page1.csb
|
Changed 1n5822 package to do201AD
|
2015-06-04 15:18:08 -04:00 |
|
page1.csv
|
Changed 1n5822 package to do201AD
|
2015-06-04 15:18:08 -04:00 |
|
page.map
|
Initial Commit. Created Hierchy Blocks
|
2015-02-27 19:09:38 -05:00 |
|
pc.db
|
Layout for CAEN_DIG and started Translation layout
|
2015-03-08 21:27:41 -04:00 |
