Eric Marzec de6bf2b612 Changed planes for POWER and added LVDS terminating res		2015-05-15 14:44:54 -04:00
..
master.tag	Initial Commit. Created Hierchy Blocks	2015-02-27 19:09:38 -05:00
verilog.v	Changed planes for POWER and added LVDS terminating res	2015-05-15 14:44:54 -04:00
vhdl.vhd	Changed planes for POWER and added LVDS terminating res	2015-05-15 14:44:54 -04:00