7
mirror of https://github.com/parallella/parallella-hw.git synced 2024-11-24 03:34:40 +00:00
parallella-hw/archive/fpga/old/hdl/elink-gold
Andreas Olofsson 046706db8a Reorg
2016-02-03 00:43:14 -05:00
..
elink_gold_ip.cache/wt Reorg 2016-02-03 00:43:14 -05:00
xgui Reorg 2016-02-03 00:43:14 -05:00
axi_elink_if.v Reorg 2016-02-03 00:43:14 -05:00
axi_master_rd.v Reorg 2016-02-03 00:43:14 -05:00
axi_master_wr.v Reorg 2016-02-03 00:43:14 -05:00
axi_master.v Reorg 2016-02-03 00:43:14 -05:00
axi_slave_addrch.v Reorg 2016-02-03 00:43:14 -05:00
axi_slave_rd.v Reorg 2016-02-03 00:43:14 -05:00
axi_slave_wr.v Reorg 2016-02-03 00:43:14 -05:00
axi_slave.v Reorg 2016-02-03 00:43:14 -05:00
component.xml Reorg 2016-02-03 00:43:14 -05:00
debouncer.v Reorg 2016-02-03 00:43:14 -05:00
elink_gold_ip.xpr Reorg 2016-02-03 00:43:14 -05:00
elink_ip_top.v Reorg 2016-02-03 00:43:14 -05:00
ewrapper_io_rx_slow.v Reorg 2016-02-03 00:43:14 -05:00
ewrapper_io_tx_slow.v Reorg 2016-02-03 00:43:14 -05:00
ewrapper_link_receiver.v Reorg 2016-02-03 00:43:14 -05:00
ewrapper_link_rxi.v Reorg 2016-02-03 00:43:14 -05:00
ewrapper_link_top.v Reorg 2016-02-03 00:43:14 -05:00
ewrapper_link_transmitter.v Reorg 2016-02-03 00:43:14 -05:00
ewrapper_link_txo.v Reorg 2016-02-03 00:43:14 -05:00
fifo_empty_block.v Reorg 2016-02-03 00:43:14 -05:00
fifo_full_block.v Reorg 2016-02-03 00:43:14 -05:00
fifo_mem.v Reorg 2016-02-03 00:43:14 -05:00
fifo.v Reorg 2016-02-03 00:43:14 -05:00
fpga_constants.v Reorg 2016-02-03 00:43:14 -05:00
fpgacfg.v Reorg 2016-02-03 00:43:14 -05:00
io_clock_gen_600mhz.v Reorg 2016-02-03 00:43:14 -05:00
mux4.v Reorg 2016-02-03 00:43:14 -05:00
pulse2pulse.v Reorg 2016-02-03 00:43:14 -05:00
pulse2toggle.v Reorg 2016-02-03 00:43:14 -05:00
synchronizer.v Reorg 2016-02-03 00:43:14 -05:00
toggle2pulse.v Reorg 2016-02-03 00:43:14 -05:00
version.v Reorg 2016-02-03 00:43:14 -05:00