Aleksa Bjelogrlic
|
e866860987
|
Added bitstream outputs
|
2024-05-11 16:08:22 -04:00 |
|
Aleksa Bjelogrlic
|
5401d8af3a
|
Removed old custom module gateware
|
2024-05-11 16:06:48 -04:00 |
|
Aleksa Bjelogrlic
|
fa3d4bb0d8
|
Merge pull request #255 from EEVengers/xdma-dev
Beta 2 gateware release
|
2024-05-11 16:05:21 -04:00 |
|
Aleksa Bjelogrlic
|
a384d5a43c
|
Beta 2 gateware release
|
2024-05-11 16:03:37 -04:00 |
|
Aleksa Bjelogrlic
|
0162fb0433
|
Added 50T Custom Module Gateware
|
2024-05-06 22:25:14 -04:00 |
|
Aleksa Bjelogrlic
|
24a2ea052d
|
Create CODE_OF_CONDUCT.md
|
2024-04-30 01:20:20 -04:00 |
|
Aleksa Bjelogrlic
|
05ea10f76b
|
Added STEP File for TS PCIe Bracket
|
2024-03-10 23:16:38 -04:00 |
|
Aleksa Bjelogrlic
|
34fdd7ebb2
|
Added M.2 Interposer and PCB End Caps
|
2024-02-21 20:51:58 -05:00 |
|
Aleksa Bjelogrlic
|
05e250b223
|
Update .gitmodules
Corrected Submodule Link, now points to latest
|
2024-02-05 23:41:34 -05:00 |
|
Andrew E Wilson
|
3fc00220a2
|
overtemp shutdown and MCS decode
|
2024-02-05 17:26:13 -07:00 |
|
Andrew E Wilson
|
c99683304b
|
Added flash utily to HW for firmware updates
|
2024-01-30 12:11:40 -07:00 |
|
Andrew E Wilson
|
e1e293eab0
|
quick update for 35t flow, still too big
|
2024-01-29 22:47:10 -07:00 |
|
Andrew E Wilson
|
c647c64aaa
|
New XDMA build flow for 50t, 100t, 200t; Added fallback image to flash
|
2024-01-29 21:57:30 -07:00 |
|
Aleksa Bjelogrlic
|
c281029a08
|
Update README.md Software section
|
2024-01-25 00:39:03 -05:00 |
|
Aleksa Bjelogrlic
|
b65ad8b1a1
|
Update README.md Software Section
|
2024-01-25 00:36:24 -05:00 |
|
Aleksa Bjelogrlic
|
eca9cc7bd5
|
Update README.md firmware section
|
2024-01-25 00:33:06 -05:00 |
|
Aleksa Bjelogrlic
|
2eba5effac
|
Update README.md links
|
2024-01-25 00:20:42 -05:00 |
|
Aleksa Bjelogrlic
|
d1e396f711
|
Updated README.md Hardware Section
|
2024-01-25 00:12:25 -05:00 |
|
Aleksa Bjelogrlic
|
988e630518
|
Merge pull request #254 from EEVengers/FW/Aleksa/TE0712_200T
Added XDMA Gateware for TE0712 200T Modules, Removed Rev 1/2 Gateware
|
2024-01-24 23:50:49 -05:00 |
|
Aleksa Bjelogrlic
|
690679c514
|
Added XDMA Gateware for TE0712 200T Modules, Removed Rev 1/2 Gateware
|
2024-01-24 23:36:49 -05:00 |
|
Aleksa Bjelogrlic
|
008245292a
|
Merge pull request #253 from EEVengers/HW/Aleksa/ThunderScope_Rev4.1
Rev4.1 Released to Fab
|
2024-01-24 19:59:28 -05:00 |
|
Aleksa Bjelogrlic
|
943007813e
|
Initial Release to Assembly House
|
2023-12-07 23:49:04 -05:00 |
|
Aleksa Bjelogrlic
|
d69c48ceed
|
Added Assembly Outputs
|
2023-11-30 23:35:02 -05:00 |
|
Aleksa Bjelogrlic
|
b71fd42148
|
Rev 4.1 OSHPark stack-up release
|
2023-11-29 23:11:35 -05:00 |
|
Aleksa Bjelogrlic
|
da9c78158b
|
Merge pull request #250 from EEVengers/HW/Aleksa/ThunderScope_Rev4
Rev 4 Released to Fab
|
2023-08-10 22:51:32 -04:00 |
|
Aleksa
|
884ae0c658
|
Rev 4 Released to Fab
|
2023-08-10 22:49:51 -04:00 |
|
Aleksa
|
fe442a4207
|
Added TS.NET as a submodule
|
2023-06-16 13:06:32 -04:00 |
|
Aleksa
|
b9072e80e8
|
Removed TS.NET to prepare to add submodule
|
2023-06-16 13:05:49 -04:00 |
|
Aleksa
|
e839aeef9d
|
Added submodule for gl/ngscopeclient
|
2023-06-16 13:00:07 -04:00 |
|
Aleksa
|
40f75524c3
|
Reorganized Firmware Directory
|
2023-06-16 12:47:11 -04:00 |
|
Aleksa
|
489a6d4f48
|
Revert "Linked to master branch of LiteX TS Firmware"
This reverts commit 2b2fb8029e2e351cc133c358fd34fd3262aeca7d.
|
2023-06-16 12:31:07 -04:00 |
|
Aleksa
|
2b2fb8029e
|
Linked to master branch of LiteX TS Firmware
|
2023-06-16 12:30:22 -04:00 |
|
Aleksa
|
fbbb850f7b
|
Added Submodule for LiteX Firmware
|
2023-06-16 12:28:49 -04:00 |
|
Aleksa Bjelogrlic
|
f345bda243
|
Merge pull request #249 from EEVengers/HW/Aleksa/ThunderScope_Rev4
Added Rev.4 Front End Test Board
|
2023-06-16 09:22:15 -07:00 |
|
Aleksa
|
84091a428d
|
Added Front End Test Board
|
2023-06-04 22:15:14 -04:00 |
|
Aleksa
|
38b8af4fdc
|
Rev 4 WIP
|
2023-05-18 18:10:20 -04:00 |
|
Aleksa Bjelogrlic
|
2528351757
|
Merge pull request #244 from offbyfour/master
Adding the KiCad Design for the FPGA Module Board
|
2023-05-18 17:50:22 -04:00 |
|
Aleksa Bjelogrlic
|
1758f27618
|
Merge pull request #247 from EEVengers/FW/Aleksa/TE0712_Rev3_Baseboard
Added termination control to gpio_io_o_0[15:12]
|
2023-05-07 17:07:03 -04:00 |
|
Aleksa
|
6c693db56c
|
Added termination control to gpio_io_o_0[15:12]
|
2023-05-07 17:06:06 -04:00 |
|
Aleksa Bjelogrlic
|
fbfbfb2690
|
Merge pull request #246 from EEVengers/SW/Aleksa/Rev3_CLK_config
Add SW changes for Rev3
|
2023-04-03 21:58:44 -04:00 |
|
Aleksa Bjelogrlic
|
752b05d6c4
|
Merge pull request #245 from EEVengers/FW/Aleksa/TE0712_Rev3_Baseboard
Add SW changes for Rev3
|
2023-04-03 21:57:52 -04:00 |
|
Aleksa
|
e7907480e7
|
Changed SERDES HDL to add per-bit skew control as per XAPP1017
|
2023-03-07 00:38:49 -05:00 |
|
Aleksa Bjelogrlic
|
4d206017a7
|
Changed LVDS Phase to work with new SERDES
|
2023-03-06 22:37:16 -05:00 |
|
Aleksa
|
52a40658b9
|
Added FW with new pinout for TE0712 on Rev3 baseboard
|
2023-03-06 01:11:06 -05:00 |
|
Aleksa Bjelogrlic
|
d5a5c09ccc
|
Added config for ZL30250 clock gen
|
2023-03-06 00:54:02 -05:00 |
|
Aleksa Bjelogrlic
|
347cd72a25
|
Setting HMCAD1520 to 8-bit mode by default
|
2023-03-06 00:47:15 -05:00 |
|
offbyfour
|
98cfa16e14
|
Adding the KiCad Design for the FPGA Module Board with no DRC errors
|
2023-02-24 05:50:17 +00:00 |
|
offbyfour
|
1a2fa3547a
|
Adding the KiCad Design for the FPGA Module Board
|
2023-02-20 01:03:04 +00:00 |
|
Aleksa Bjelogrlic
|
e437277ee2
|
Merge pull request #243 from EEVengers/HW/Aleksa/FPGA_Module_Rev2
Organized Parts Library for Assembly
|
2023-01-04 23:23:35 -05:00 |
|
Aleksa
|
d82ca6be40
|
Organized Parts Library for Assembly
|
2023-01-04 23:23:11 -05:00 |
|